



UNITED STATES PARTMENT OF COMMERCE Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231

ATTORNEY DOCKET NO. FIRST NAMED APPLICANT APPLICATION NUMBER FILING DATE

RANGASAYEE

08/707,694

09/04/96

021363 LM02/0627 CHRISTOPHER P MAIORANA, PC 24025 GREATER MACK SUITE 200 ST CLAIR SHORES MI 48080

EXAMINER

ART UNIBUTUE FRAMER NUMBER

DATE MAILED:787

06/27/00

This is a communication from the examiner in charge of your application. COMMISSIONER OF PATENTS AND TRADEMARKS	
OFFICE ACTION SUMMARY	
Responsive to communication(s) filed on 5-3-00	
☐ This action is FINAL.	
Since this application is in condition for allowance except for formal matters, prose accordance with the practice under Ex parte Quayle, 1935 D.C. 11; 453 O.G. 213.	cution as to the merits is closed in
A shortened statutory period for response to this action is set to expire	
Disposition of Claims	
X Claim(s) 2-10, 12 and 15-24	is/are pending in the application.
Of the above, claim(s)	is/are withdrawn from consideration.
Claim(s)	is/are allowed.
Claim(s) 2-10, 12 and 15-24	is/are rejected.
Claim(s)	is/are objected to.
☐ Claim(s)	re subject to restriction or election requirement
Application Papers	
See the attached Notice of Draftsperson's Patent Drawing Review, PTO-948.	
☐ The drawing(s) filed on is/are o	bjected to by the Examiner.
☐ The proposed drawing correction, filed on	
☐ The specification is objected to by the Examiner.	•
☐ The oath or declaration is objected to by the Examiner.	•
•	
Priority under 35 U.S.C. § 119 Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)	a)-(d)
☐ All ☐ Some* ☐ None of the CERTIFIED copies of the priority documer	
_	no nave boon
received.	
received in Application No. (Series Code/Serial Number)	
received in this national stage application from the International Bureau (PC)	i nuie 17.2(α)).
*Certified copies not received:	24.3
Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 11	9(e).
Attachment(s)	
X Notice of Reference Cited, PTO-892	
☐ Information Disclosure Statement(s), PTO-1449, Paper No(s)	
☐ Interview Summary, PTO-413	
Notice of Draftsperson's Patent Drawing Review, PTO-948	

☐ Notice of Informal Patent Application, PTO-152

- This action is in response to paper number 13, applicant's request for a CPA, which was received on May 3, 2000. Claims 2-10, 12 and 15-24 are pending.
- 2. The text of those sections of Title 35, US Code not included in this action can be found in a prior Office Action.
- 3. Claims 5, 7-9 and 22-24 are rejected under 35 USC 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 7-9 are unclear and indefinite as to whether one or more reference clock frequencies can be selected because in the case when only one reference clock frequency is present in the system there is nothing to select. The selection of a reference clock frequency in response to a multiplexer and a configuration signal is irrelevant unless there are more than one reference clock frequencies to select from.

Regarding claims 5 and 24, the "wherein" clauses are presumptive and conclusionary, in that they all recite desired end results without particularization of which specific structures are used to achieve the claimed end results. The claim is thus functional. (See MPEP 706.03(c)).

Regarding claim 22, the phrase "said means for configuring" lacks proper antecedent basis.

Claims 23-24 are rejected because they incorporate deficiencies of claim 22.

4. The amendment filed April 24, 2000 is objected to under 35
USC § 132 because it introduces new matter into the

specification. 35 USC § 132 states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is as follows: in claims 3 and 4, the phrases which state that a programmable logic circuit "comprises a product term array" and "comprises a look-up table".

Applicant is required to cancel the new matter in the response to this Office action.

5. Claims 3-4 are rejected under 35 USC § 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

The specification as filed does not properly describe that a programmable logic circuit "comprises a product term array" and "comprises a look-up table". The examiner could find no description in the specification that would enable on of ordinary skill in the art to make and/or use the claimed elements without undue experimentation.

6. The following is a quotation of the appropriate paragraphs of 35 USC § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.
- 7. Claims 2, 6, 10, 12, 15-16, 18 and 20-23 are rejected under

35 USC 102(e) as being anticipated by Chou et al., U.S. Patent 5,710,524.

Per claim 12:

- A) Chou et al teach the following claimed items:
- a programmable logic circuit with PLA 8, counter 6 and counter 9 of figure 5 and at column 4, lines 8-34;
- 2. a phase lock loop circuit with the interconnection of elements 2, 3 and 4 of figure 5, at column 4, lines 8-15, at column 1, lines 5-13 and with the Abstract.

Per claims 15 and 22:

- A) Chou et al teach the following claimed items:
- means for manipulating information to generate to generate a control signal and receive a clock with PLA 8, counter 6 and counter 9 of figure 5 and at column 4, lines 8-34;
- 2. means for generating a clock signal with the interconnection of elements 2, 3 and 4 of figure 5, at column 4, lines 8-15, at column 1, lines 5-13 and with the Abstract.

Per claims 2, 6, 16 and 23:

Chou teaches providing a clock signal which is individually programmable to a plurality of frequencies with Fosc of figure 5 and with the Abstract.

Per claim 10:

Chou teaches a device consisting of a programmable logic array 8 of figure 5.

Per claims 18 and 20:

Chou teaches selecting a reference clock frequency from an internal clock signal with PLA 8 and Counter 6 of figure 5

and at column 4, lines 24-67 and with the Abstract.

Per claim 21:

Chou teaches the programmable logic circuit generating an output signal (the outputs of PLA8 or Counter 6 or Counter 9) in response to an input signal (SEL0 or SEL1) and a clock signal (reference clock) with figure 5.

8. Claims 7-9 and 19 are rejected under 35 USC 103 as being unpatentable over Chou et al., U.S. Patent 5,710,524, in view of Davis et al., U.S. Patent 4,893,271.

Per claims 7-9 and 19:

Chou et al teach the reference clock comprising one or more clock frequencies with the reference clock output from Programmable Counter 6 of figure 5 and with the Abstract. Chou teaches that it is known to select from one or more reference frequencies with Programmable counter 6 of figure 5 which is functionally equivalent to selecting from one or more reference frequencies using a multiplexer. Davis et al teach the reference clock comprising one or more clock frequencies with the reference clock output on line 202 of figures 2, 3 and 4. Davis teaches that it is known to select from one or more reference frequencies with Variable Divider 106 of figure 1b which is functionally equivalent to selecting from one or more reference frequencies using a multiplexer. In addition, Davis teaches that it is well known to include a multiplexer in an integrated circuit for selecting one of a plurality of clock frequencies in response to a configuration signal with Timing Selector 218

of figure 3 and Timing Selector 206 of figure 4 and at column 11, lines 53-58. Davis describes that it is well known to generate external reference clock signals with figures 1B, 3 and 4. Chou teaches generating a reference clock frequency from an internal clock signal with PLA 8 and Counter 6 of figure 5 and at column 4, lines 24-67 and with the Abstract. In addition, claim 20 is evidence that generation of the reference clock internally or externally is a matter of design choice. One of ordinary skill in the art would have been motivated to combine Davis and Chou because of Davis's suggestion at column 1, lines 16-46. It would have been obvious for one of ordinary skill in the art to combine Davis and Chou because they are both directed to the problem of generating a plurality of phase locked clock signals for a programmable logic device.

9. Claims 5, 17 and 24 are rejected under 35 USC 103 as being unpatentable over Chou et al., U.S. Patent 5,710,524, in view of Appel, U.S. Patent 5,544,047.

Per claims 5, 17 and 24:

Claims 5, 17 and 24 recite desired functional results without reciting any structural elements capable of performing the purported functions. Therefore, these recited functions are not deemed to carry any patentable weight. In addition, the recited functions are well known in the timing and integrated circuit design art as described by Appel at column 5, lines 36-52, at column 7, line 59 - column 8, line

6 and at column 10, lines 44-61 and would have been obvious to one of ordinary skill in the art. One of ordinary skill in the art would have been motivated to combine Chou and Appel because of Appel's suggestion at column 1, lines 7-12 and at column 10, lines 44-61.

- 10. Claims 22-23 are rejected under 35 USC 102(e) as being anticipated by Weiss et al., U.S. Patent 5,774,703.

 Per claims 22-23:
 - A) Weiss et al teach the following claimed items:
 - means for manipulating information to generate control signals with Registers 200, 250 and 300 of figure 1 and at column 2, line 36 - column 3, line 4;
 - 2. means for generating a clock signal in response to a reference clock frequency each capable of oscillating at a different one of a plurality of frequencies with figures 4 and 5 and at column 5, line 47 - column 8, line 21.
- 11. Applicant's remarks have been considered and have been addressed in the above art rejections.
- 12. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dennis M. Butler whose telephone number is (703) 305-9663. The examiner can normally be reached on Monday-Friday from 9:30 AM to 6:00 PM.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 305-3900.

Dennis M. Butler June 23, 2000 Dennis M. Butler Primary Examiner Group 2780